Microcode Generation for Flexible Parallel Target
نویسندگان
چکیده
Advanced architectural features of microprocessors like instruction level parallelism and pipelined functional hardware units require code generation techniques beyond the scope of traditional compilers. Additionally , recent design styles in the area of digital signal processing pose a strong demand for retargetable compilation. This paper presents an approach to code generation based on netlist descriptions of the target processor. The basic features of the MSSQ microcode compiler are outlined, and novel techniques for handling complex hardware modules and multi-cycle operations are presented. 1
منابع مشابه
Microcode Generation for Flexible Parallel Target Architectures
Advanced architectural features of microprocessors like instruction level parallelism and pipelined functional hardware units require code generation techniques beyond the scope of traditional compilers. Additionally, recent design styles in the area of digital signal processing pose a strong demand for retargetable compilation. This paper presents an approach to code generation based on netlis...
متن کاملTranslating Signal Flowcharts into Microcode for Custom Digital Signal Processors†
The retargetable microcode compiler CBC suited for application specific DSP (ASDSP) system software development is presented. The compiler is capable of generating code for various single instruction architectures. During the retargeting of the compiler a formal description of the target machine is analyzed in order to extract the machine-specific information needed for code generation. The tas...
متن کاملA programmable routing controller for flexible communications in point-to-point networks
Modern parallel and distributed applications have a wide range of communication characteristics and performance requirements. This paper presents the Programmable Routing Controller (PRC), a custom ASIC that supports exible network policies to accommodate diverse application requirements. By dedicating a small programmable processor to each incoming link, the PRC can implement wormhole, virtual...
متن کاملInstruction Scheduling for Instruction Level Parallel Processors
Nearly all personal computer and workstation processors, and virtually all high-performance embedded processor cores, now embody instruction level parallel (ILP) processing in the form of superscalar or very long instruction word (VLIW) architectures. ILP processors put much more of a burden on compilers; without “heroic” compiling techniques, most such processors fall far short of their perfor...
متن کاملCodeSyn: A Retargetable Code Synthesis System
This paper describes CodeSyn, a retargetable microcode synthesis system for applicationspecific instruction-set processors (ASIP). With respect to commercial or publicly available compilers, the main strengths of the CodeSyn system are in three main areas: ● Flexible and powerful instruction-set specification style which supports quick retargeting to new processors. . A pattern matching algorit...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 1994